<br><br><div class="gmail_quote">---------- Forwarded message ----------<br>From: <b class="gmail_sendername">ξΙΛΟΜΑΚ ξΙΛΟΜΑΕΧ</b> <span dir="ltr"><<a href="mailto:evrinoma@gmail.com">evrinoma@gmail.com</a>></span><br>
Date: 2013/5/28<br>Subject: Re: [flashrom] Added chipsets<br>To: Steven Zakulec <<a href="mailto:spzakulec@gmail.com">spzakulec@gmail.com</a>><br><br><br>Hi Steven,<br><div class="gmail_quote"><div class="im"><br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">
<div dir="ltr">Other people can provide more details on the general case, but in this instance, with only a WREN instruction, the FEATURE line should be:</div>
</blockquote></div><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex"><div dir="ltr">I've been informed by others that your original idea of dropping the FEATURE line is actually correct, so you should do that instead of what I proposed.</div>
</blockquote><div>i dropped this line because this line for chips fetch</div><div class="im"><div><br></div><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex"><div dir="ltr">
<div class="gmail_extra">
<div class="gmail_quote"><div><blockquote class="gmail_quote" style="margin:0pt 0pt 0pt 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex"><div class="gmail_quote"><div><blockquote class="gmail_quote" style="margin:0pt 0pt 0pt 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">
<div dir="ltr"><div><div><div><div><div><div>Numonyx N25Q00AA13-<br></div>I'll admit I don't really know how this chip works, but it seems there should be a 3rd eraseblock from the description of the memory organization (datasheet is Rev E, 2/12):<br>
<br>Memory Configuration and Block Diagram<br>The memory is a stacked device comprised of four 256Mb chips. Each chip is internally<br>partitioned into two 128Mb segments. Each page of memory can be individually pro-<br>
grammed. Bits are programmed from one through zero. The device is subsector, sector,<br>
or single 256Mb chip erasable, but not page-erasable. Bits are erased from zero through<br>one. The memory is configured as 134,217,728 bytes (8 bits each); 2048 sectors (64KB<br>each); 32,768 subsectors (4KB each); and 524,288 pages (256 bytes each); and 64 OTP<br>
bytes are located outside the main memory array. <br><br></div>You've got:<br>+ .eraseblocks = { {4 * 1024, 32768 } },<br>+ .block_erase = spi_block_erase_20,<br>+ }, {<br>+ .eraseblocks = { {64 * 1024, 2048 } },<br>
+ .block_erase = spi_block_erase_d8,<br><br></div>There's a die erase opcode, which I am unfamiliar with- maybe it handles erasing a single 256Mb chip at a time?<br></div></div></div></div></blockquote>
<div></div></div><div>You right this chip used a four 256 Mb chips. And 256 Mb chip has a three instruction subsector 20(hex) sector D8(hex) bulk C7(hex) erase commands. But chip N25Q00AA13 has a other op-code to initiate die erase command C4(hex)</div>
<div>
<div><br></div></div></div></blockquote></div><div>So, how do you do a single-chip erase for this chip?</div></div></div></div></blockquote></div><div>I think this function is feature, because use "not general" op-code C4 for die erase command. Also first we need to write a special function feature extended addressing for chips more than 128 mb, after that we will think about how to initiate die erase instruction.</div>
<div class="im">
<div><br></div><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex"><div dir="ltr"><div class="gmail_extra"><div class="gmail_quote"><div>
What data sheets do you have for those chips? The ones below list the small sector erase op-code as D7.<br></div><div>LE25FW418A: 61709 SY 20090428-S00004 No.A1432<br></div><div>LE25FW808: 61009 SY IM 20090319-S00003 No.A0839<br>
</div><div>LE25FW806: 70208 SY IM 20070628-S00004 No.A0838<br></div></div></div></div></blockquote></div><div>I have a equivalence data sheets.</div><div>LE25FW808 has a general op-code 20(hex) to initiate small sector erase.</div>
<div>Other chips use afeature op-code as D7.</div></div><div class="HOEnZb"><div class="h5"><div><br></div>-- <br><div>With best regards Nikolay Nikolaev</div>
</div></div></div><br><br clear="all"><br>-- <br><div>With best regards Nikolay Nikolaev</div><div>σ υΧΑΦΕΞΙΕΝ ξΙΛΟΜΑΕΧ ξΙΛΟΜΑΚ</div>