Changeset 1137 for trunk/ichspi.c


Ignore:
Timestamp:
08/11/10 23:06:10 (22 months ago)
Author:
mkarcher
Message:

Add support for Intel 5 Series / 3400 Series chipsets

(At least) for the QM57 which i have tested an additional patch was
needed as some reserved bits in the "Software Sequencing Flash Control
Register" (SSFC) needs to be programmed to 1 in the QM57.

Signed-off-by: Helge Wagner <helge.wagner@…>
Acked-by: Michael Karcher <flashrom@…>

File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/ichspi.c

    r1112 r1137  
    561561 
    562562        /* Assemble SSFS + SSFC */ 
    563         temp32 = 0; 
     563        /* keep reserved bits (23-19,7,0) */ 
     564        temp32 = REGREAD32(ICH9_REG_SSFS); 
     565        temp32 &= 0xF8008100; 
    564566 
    565567        /* clear error status registers */ 
Note: See TracChangeset for help on using the changeset viewer.