[coreboot] [PATCH] Update LinuxBIOS/coreboot support in memtest86+ 4.0
Stefan Reinauer
stepan at coresystems.de
Tue Jan 26 18:12:10 CET 2010
Knut,
are the values the same as with the vendor bios? Do you get any errors
at all, or does it just hang?
Stefan
On 1/26/10 5:48 PM, Knut Kujat wrote:
> I tried it with and without the little patch below ( and of course with
> the "big" patch) and it freezes after 2 seconds:
>
> Memtest86+ v4.00 | Pass 0%
> AMD K10 (65nm) @ 2000 MHz | Test 3% #
> L1 Cache: 64K 30303 MB/s | Test #0 [Address test, walking ones]
> L2 Cache: 512K 10050 MB/s | Testing: 4096M - 6144M 16G
> L3 Cache: 2048K 5649 MB/s | Pattern: 00000000
> Memory : 16G 1122 MB/s
> |-------------------------------------------------
> Chipset : AMD K10 IMC (ECC : Detect / Correct - Chipkill : Off)
> Settings: RAM : 333 MHz (DDR667) / CAS : 5-5-5-15 / DDR2 (64 bits)
>
> WallTime Cached RsvdMem MemMap Cache ECC Test Pass Errors
> ECC Errs
> --------- ------ ------- -------- ----- --- ---- ---- ------
> --------
> 0:00:02 16G 0K coreboot on
> off Std 0 0
> -----------------------------------------------------------------------------
>
> If you need some more output of whatever just ask me.
>
> bye and thx,
> Knut Kujat
>
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: info at coresystems.de • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866
More information about the coreboot
mailing list